Description
Key Responsibilities
- Define and drive the design vision for Jira’s agentic AI experiences – what Jira looks and feels like when agents are native collaborators
- Set the direction for multi-year product evolution and build alignment across product, engineering, and executive leadership
- Lead a team of 8-12 designers: setting craft standards, developing talent, and fostering an inclusive team culture
- Partner with engineering to navigate the technical constraints of agent architectures, LLM behavior, and platform design
- Drive experimentation – MVPs, prototypes, concept sprints – to validate new interaction paradigms before scaling them
- Own end-to-end design quality of shipped AI experiences across Jira surfaces
- Contribute to the broader design organization’s approach to AI-native product design
- Coordinate across AI platform, ecosystem design, and adjacent product teams to ensure connected, coherent experiences
Are you interested in this position?
Apply by clicking on the “Apply Now” Button below!
#JobsHubEstonia #GlobalRecrument
#CareerOpportunities #HiringNow
#JobSeekersNetwork #EstoniaJobs
#RecruitmentServices #EmploymentPortal
Related Jobs
Description Role & Responsibilities Robotic Hardware Design: Design hardware and mechanisms for robotic systems, including system architectures, developing and reviewing new concepts with a primary focus on performance and reliability. EOAT Design & DFM Compliance: Collaborate with...
Remote
Description What You’ll DoCore Design Engineering Collaborate closely with designers on core real-time collaboration features such as dashboards, maps, timeline visualizations, and briefing workflows—cornerstones of operational planning in Onebrief. Translate mission and user needs into...
Remote
Description Responsibilities Develop and review random-sequence testbench content by analyzing block-level specification documents for new and legacy features. Build, enhance, and support SVA/SystemVerilog assertion-based verification environments, including UVM testbenches, for subsystem and full-chip Verilog verification....
Remote
×